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(57) ABSTRACT 
An imaging device formed as a monolithic complementary 
metal oxide semiconductor integrated circuit in an industry 
standard complementary metal oxide semiconductor 
process, the integrated circuit including a focal plane array 
of pixel cells, each one of the cells including a photogate 
overlying the substrate for accumulating photo-generated 
charge in an underlying portion of the substrate, a readout 
circuit including at least an output field effect transistor 
formed in the substrate, and a charge coupled device section 
formed on the substrate adjacent the photogate having a 
sensing node connected to the output transistor and at least 
one charge coupled device stage for transferring charge from 
the underlying portion of the substrate to the sensing node. 
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2 
What is needed is an imager device which has the low 
kTC noise level of a CCD without suffering from the 
destructive readout tendencies of a CCD. 
SUMMARY OF THE DISCLOSURE 
The invention is embodied in an imaging device formed 
as a monolithic complementary metal oxide semiconductor 
integrated circuit in an industry standard complementary 
metal oxide semiconductor process, the integrated circuit 
including a focal plane array of pixel cells, each one of the 
cells including a photogate overlying the substrate for accu- 
mulating photo-generated charge in an underlying portion of 
the substrate, a readout circuit including at least an output 
field effect transistor formed in the substrate, and a charge 
coupled device section formed on the substrate adjacent the 
photogate having a sensing node connected to the output 
transistor and at least one charge coupled device stage for 
transferring charge from the underlying portion of the sub- 
strate to the sensing node. 
In a preferred embodiment, the sensing node of the charge 
coupled device stage includes a floating diffusion, and the 
charge coupled device stage includes a transfer gate over- 
lying the substrate between the floating diffusion and the 
photogate. This preferred embodiment can further include 
apparatus for periodically resetting a potential of the sensing 
node to a predetermined potential, including a drain diffu- 
sion connected to a drain bias voltage and a reset gate 
between the floating diffusion and the drain diffusion, the 
reset gate connected to a reset control signal. 
Preferably, the output transistor is a field effect source 
follower transistor, the floating diffusion being connected to 
a gate of the source follower transistor. Preferably, the 
readout circuit further includes a double correlated sampling 
circuit having an input node connected to the output tran- 
sistor. In the preferred implementation, the double correlated 
sampling circuit samples the floating diffusion immediately 
after it has been reset at one capacitor and then, later, at the 
end of the integration period at another capacitor. The 
difference between the two capacitors is the signal output. In 
accordance with a further refinement, this difference is 
corrected for fixed pattern noise by subtracting from it 
another difference sensed between the two capacitors while 
they are temporarily shorted. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a diagram illustrating the architecture of an 
individual focal plane cell of the invention. 
FIG. 2 is a plan view of an integrated circuit constituting 
a focal plane array of cells of the type illustrated in FIG. 1. 
FIG. 3 is a schematic diagram of the cell of FIG. 1. 
FIG. 4 is a graph of the surface potential in the charge 
transfer section of the cell of FIG. 3. 
FIG. 5 is a cross-sectional view of an alternative embodi- 
ment of the focal plane array of FIG. 2 including a micro- 
lens layer. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
FIG. 1 is a simplied block diagram of one pixel cell 10 of 
a focal plane array of many such cells formed in an inte- 
grated circuit. Each cell 10 includes a photogate 12, a charge 
transfer section 14 adjacent the photogate 12 and a readout 
circuit 16 adjacent the charge transfer section 14. FIG. 2 
shows a focal plane array of many cells 10 formed on a 
silicon substrate 20. FIG. 3 is a simplified schematic dia- 
l 
ACTIVE PIXEL SENSOR WITH INTRA- 
PIXEL CHARGE TRANSFER 
This application is a continuation of Ser. No. 081558,521 
filed Nov. 16, 1995 U.S. Pat. No. 6,101,232 which is a 
continuation of Ser. No. 081188,032 filed Jan. 28,1994 U.S. 
Pat. No. 5,471,515. 
ORIGIN OF THE INVENTION 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
1. Technical Field 
The invention is related to semiconductor imaging 
devices and in particular to a silicon imaging device which 
can be fabricated using a standard CMOS process. 
2. Background Art 
There are a number of types of semiconductor imagers, 
including charge coupled devices, photodiode arrays, charge 
injection devices and hybrid focal plane arrays. Charge 
coupled devices enjoy a number of advantages because they 
are an incumbent technology, they are capable of large 
formats and very small pixel size and they facilitate noise- 
less charge domain processing techniques (such as binning 
and time delay integration). However, charge coupled device 
imagers suffer from a number of disadvantages. For 
example, they exhibit destructive signal read-out and their 
signal fidelity decreases as the charge transfer efficiency 
raised to the power of the number of stages, so that they must 
have a nearly perfect charge transfer efficiency. They are 
particularly susceptible to radiation damage, they required 
good light shielding to avoid smear and they have high 
power dissipation for large arrays. 
In order to ameliorate the charge transfer inefficiency 
problem, charge coupled device (CCD) imagers are fabri- 
cated with a specialized CCD semiconductor fabrication 
process to maximize their charge transfer efficiency. The 
difficulty is that the standard CCD process is incompatible 
with complementary metal oxide semiconductor (CMOS) 
processing, while the image signal processing electronics 
required for the imager are best fabricated in CMOS. 
Accordingly, it is impractical to integrate on-chip signal 
processing electronics in a CCD imager. Thus, the signal 
processing electronics is off-chip. Typically, each column of 
CCD pixels is transferred to a corresponding cell of a serial 
output register, whose output is amplified by a single on-chip 
amplifier (e.g., a source follower transistor) before being 
processed in off-chip signal processing electronics. As a 
result, the read-out frame rate is limited by the rate at which 
the on-chip amplifier can handle charge packets divided by 
the number of pixels in the imager. 
The other types of imager devices have problems as well. 
Photodiode arrays exhibit high noise due to so-called kTC 
noise which makes it impossible to reset a diode or capacitor 
node to the same initial voltage at the beginning of each 
integration period. Photodiode arrays also suffer from lag. 
Charge injection devices also suffer from high noise, but 
enjoy the advantage of non-destructive readout over charge 
coupled devices. 
Hybrid focal plane arrays exhibit less noise but are 
prohibitively expensive for many applications and have 
relatively small array sizes (e.g., 512-by-512 pixels). 
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gram of a cell 10. Referring to FIG. 3, the photogate 12 briefly turns on the S/H FET 200 after the charge accumu- 
consists of a relative large photogate electrode 30 overlying lated beneath the photogate electrode 30 has been trans- 
the substrate 20. The charge transfer section 14 consists of ferred to the floating diffusion 40, so that the capacitor 205 
a transfer gate electrode 35 adjacent the Photogate electrode stores the source voltage of the source follower FET 55 
302 a Eat ing d 8 ~ ~ i o n  402 a,reset electrode 45 and a drain s indicating the amount of charge previously accumulated 
diffusion 50. The readout circuit 16 consists of a source beneath the photogate electrode 30, 
follower field effect transistor (FET) 55, a row select FET The readout circuit 70 also consists of a reset sample and 
hold (SIH) circuit including an S/H FET 225 and a signal 60, a load FET 65 and a correlated double sampling circuit 
store capacitor 230 connected through the S/H FET 225 and 70. 
Referring to the surface potential diagram Of 4, the 10 through the row select FET 60 to the source of the source 
photogate 30 is by a photogate PG at follower FET 55, The other side of the capacitor 230 is 
2o in which photo-generated charge is 
a positive voltage to form a potential well 80 in the substrate 
an integration period. The transfer gate electrode 35 is 
TX to form a potential barrier 85 adjacent the potential well 
80. The floating diffusion 40 is connected to the gate of the 
source follower FET 55 whose drain is connected to a drain 
connected to the bias voltage vss, The one side of 
FET 240, The drain of the output FET 240 is connected 
node VOUTR and through a load FET 235 to the drain 
voltage VDD, Asignal called ‘‘reset sample and hold” (SHR) 
briefly turns on the s/H FET 225 immediately after the reset 
during the capacitor 230 is also connected to the gate of an output 
15 through a column select FET 245 to a reset sample output at a less positive by transfer gate 
VDD. The reset 45 is signal RST has caused the resetting of the potential of the 
corresponding to the 20 floating diffusion 40, SO that the capacitor 230 stores the by a reset RST at a 
voltage on the transfer gate 35 to form a potential barrier 90 
thereunder. The drain supply voltage VDD connected to the 
drain diffusion 5o creates a constant potential well 95 
underneath the drain diffusion 50. 
potential well 80 in proportion to photon flux incident on the 
substrate 20 beneath the photogate electrode 30. At the end 
of the integration period, the surface potential beneath the 
floating diffusion 40 is quickly reset to a potential level 100 
slightly above the potential well 95. This is accomplished by 30 
the reset signal RST temporarily increasing to a higher 
voltage at which the floating diffusion has been reset to, 
The readout circuit provides correlated double sampling 
of the potential of the floating diffusion, in that the charge 
integrated beneath the photogate 12 each integration period During the integration period, electrons accumulate in the 2s . is obtained at the end of each integration period from the 
difference between the voltages at the output nodes VOUTS 
and vouTR of the readout circuit 70, This eliminates the 
effects of kTC noise because the difference between VOUTS 
and VOUTR is independent of any variation in the reset 
voltage RST, a significant advantage. 
positive voltage to temporarily remove the potential barrier 
90 and provide a downward potential staircase from the 
Referring to FIG. 5, a transparent refractive microlens 
layer 110 may be deposited Over the top of the focal Plane 
transfer gate potential barrier 85 to the drain diffusion array of FIG. 2. The microlens layer 110 consists of spheri- 
potential well 95, as indicated in the drawing of FIG. 4. After 35 cal portions 115 centered Over each Of the lo and 
the reset gate 45 is returned to its initial potential (restoring so as to focus light toward the center Of each 
samples the potential of the floating diffusion 40, and then would otherwise fall outside of the optically active region of 
the cell 10 is ready to transfer the photo-generated charge the photogate 12. For at least Some Of the light 
from beneath the electrode 30, F~~ this purpose, 4o ordinarily incident on either the charger transfer section 14 
the photogate signal PG decreases to a less positive voltage Or the readout circuit l6 ‘1 be sensed in the 
to form a potential barrier 105 beneath the photogate elec- photogate area with the addition of the microlens layer 110. 
trode 30 and thereby provide a downward staircase surface Preferably, the focal plane array corresponding to FIGS. 
potential from the photogate electrode 30 to the potential 1 4  is implemented in CMOS silicon using an industry 
well 100 beneath the floating diffusion 40. This transfers all 45 standard CMOS fabrication process. Preferably, each of the 
of the charge from beneath the photogate electrode 30 to the FETs is a MOSFET, the FETs 55,60,65,200 and 225 being 
floating diffusion 40, changing the potential of the floating n-channel devices and the FETs 210,220,225,230.240,245 
diffusion 40 from the level (100) at which it was previously being p-channel devices. The n-channel MOSFETS and the 
reset to a new level 107 indicative of the amount of charge CCD channel underlying the gate electrodes 30,35,45 and 
accumulated during the integration period. This new poten- 50 the diffusions 40 and 50 may be located in a p-well while the 
tial of the floating diffusion 40 is sensed at the source of the remaining (p-channel) devices are located outside of the 
source follower FET 55. However, before the readout circuit p-well. The gate voltage VLP applied to the gates of the 
70 samples the source of the source follower FET 55, the p-channel load FETs 215 and 235 is a constant voltage on 
photogate signal PG returns to its initial (more positive) the order of +2.5 volts. The gate voltage VLN applied to the 
voltage. The entire process is repeated for the next integra- 5s n-channel load FET 65 is a constant voltage on the order of 
tion period. +1.5 volts. 
The readout circuit 70 consists of a signal sample and hold Since the charge transfer section 14 involves only a single 
(SIH) circuit including an SIH FET 200 and a signal store CCD stage between the photogate 12 and the floating 
capacitor 205 connected through the S/H FET 200 and diffusion 40 in the specific embodiment of FIG. 3, there is 
through the row select FET 60 to the source of the source 60 no loss due to charge transfer inefficiency and therefore there 
follower FET 55. The other side of the capacitor 205 is is no need to fabricate the device with a special CCD 
connected to a source bias voltage VSS. The one side of the process. As a result, the readout circuit 70 as well as the 
capacitor 205 is also connected to the gate of an output FET output circuitry of the FETs 55, 60 and 65 can be readily 
210. The drain of the output FET is a connected through a implemented as standard CMOS circuits, making them 
column select FET 220 to a signal sample output node 65 extremely inexpensive. However, any suitable charge 
VOUTS and through a load FET 215 to the drain voltage coupled device architecture may be employed to implement 
VDD. A signal called “signal sample and hold” (SHS) the charge transfer section 14, including a CCD having more 
the potential barrier go), the readout circuit 70 briefly photogate 12. This has the advantage Of light that 
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than one stage. For example, two or three stages may be 
useful for buffering two or three integration periods. 
Other implementations of the concept of the invention 
may be readily constructed by the skilled worker in light of 
substrate being of a first conductivity type, said readout 
circuit comprising transistors of a first conductivity 
type, a well region of a second conductivity type in said 
substrate and plural semiconductor transistors of a 
the foregoing disclosure, For example, the floating diffusion 
40 may instead be a floating gate electrode, The signal and 
reset sample and hold circuits of the readout circuit 70 may 
5 second conductivity type formed in said region. 
2. An imaging device as in '3 further comprising a 
layer formed On at least part Of the substrate to 
refract light incident on an area of the substrate that includes 
circuitry including at least said readout circuit, to the pho- 
toreceptor, 
3, An imaging device comprising a focal plane array of 
pixel cells, each of said pixel cells including a monolithic 
semiconductor integrated circuit substrate, each of said pixel 
cells comprising: 
a photoreceptor overlying a first portion of said substrate 
and operating to accumulate photo-generated charge in 
the first portion of said substrate that underlies said 
photogate; 
a charge transfer section, formed in said substrate adjacent 
said photogate, having a sensing node adjacent said 
photoreceptor and at least one charge coupling stage, 
operating to transfer charge from said first portion of 
said substrate to said sensing node; and 
a readout circuit connected to said sensing node and to no 
other sensing node of any other one of said pixel cells, 
so that said readout circuit of each said one of said pixel 
cells is associated with only one photoreceptor and only 
one charge transfer section, said readout circuit includ- 
ing at least a buffering transistor and a selection tran- 
sistor. 
be any suitable sample and hold circuits. Moreover, shield- 
ing of the type well-known in the art may be employed 
defining an aperture surrounding the photogate 12. Also, the 10 
invention may be implemented as a buried channel device. 
Another feature of the invention which is useful for 
eliminating fixed pattern noise due to variations in FET 
threshold voltage across the substrate 20 is a shorting FET 
116 across the sampling capacitors 205, 235. After the 
accumulated charge has been measured as the potential 
difference between the two output nodes VOUTS and 
VOUTR, a shorting signal VM is temporarily applied to the 
gate of the shorting FET 116 and the VOUTS-to-VOUTR 
difference is measured again. This latter difference is a 2o 
measure of the disparity between the threshold voltages of 
the output FETs 210,240, and may be referred to as the fixed 
pattern difference. The fixed pattern difference is subtracted 
from the difference between VOUTS and VOUTR measured 
at the end of the integration period, to 
noise. 
As previously mentioned herein, a floating gate may be 
employed instead of the floating diffusion 40. Such a floating 
gate is indicated schematically in FIG. 3 by a simplified 3o 
dashed line floating gate electrode 41. 
Preferably, the invention is fabricated using an industry 
trations of the n-channel and p-channel devices and of the 
various diffusions are in accordance with such a process. In 35 
One imp1ementation, the area Of the L-shaped photogate l2 
(i.e.? the photogate 30) was about loo square 
microns; the transfer gate 35 and the reset gate 
microns; 
fixed pattern 25 
4, The imaging device of claim 
said sensing node of said charge transfer section stage 
wherein: 
comprises a floating node; and 
between said floating node and said photogate. 
standard process, so that Of the dopant concen- said charge coupling stage comprises a transfer gate 
5, The imaging device of claim wherein said floating 
node is one of: (.) a floating diffusion, and (b) a floating gate, 
6, An imaging device as in claim 3, wherein said readout 
circuit includes a sampling element which stores the charge 
received from said substrate, and a shorting element which were each about 1.5 microns by about 
the photogate 
(its more positive voltage) and about 0 volts (its less positive 
voltage; the transfer gate signal TX was about +2.5 volts; the 
reset signal RST was varied between about +5 volts (its 
more positive voltage) and about +2.5 volts (its less positive 
While the invention has been described in detail by 
specific reference to preferred embodiments, it is understood 
that variations and modifications may be made without 
departing from the true spirit and scope of the invention. 
PG was varied between about +5 40 shorts across the sampling element after the charge is read. 
7, A device as in claim 6, wherein said sampling element 
is a capacitor and said shorting element is a shorting FET, 
8, An imaging device as in claim 3, wherein said readout 
circuit is formed of an integrated circuit technology which is 
(CMOS) technology, 
the drain diffusion 50 was at about +5 45 compatible with complimentary metal oxide semiconductor 
9, ~n imaging device, comprising: 
a substrate of a type which can store optical charge 
therein, said substrate formed of a plurality of pixel 
cells, each pixel cell comprising: 
an optical charge storage section, including a photore- 
ceptor; 
a charge transfer section, having a sensing node, and 
having a first state in which charge from the photo- 
a photoreceptor, adjacent said substrate, to control accu- 55 receptor is isolated from the sensing node and a 
mulating photo-generated charge second state in which charge from the photoreceptor 
a readout circuit comprising at least a buffering transistor is coupled to said sensing node; and 
and a selecting transistor, formed in said substrate; a readout circuit, having an input connected to said 
a coupling section formed on said substrate adjacent said sensing node, said readout circuit connected to no 
photoreceptor, having a sensing node connected to said 60 other nodes of any of the other pixel cells of the 
output transistor and at least one coupling stage for device so that each optical charge storage section and 
transferring said photogenerated charge to said sensing charge transfer section is associated with only one 
node; and readout circuit. 
wherein said transistors in said readout circuit are formed 10. A device as in claim 9, wherein said sensing node of 
of an integrated circuit technology which is compatible 65 said charge transfer section includes a first floating element, 
with complimentary metal oxide semiconductor which is initially isolated from charge and is later coupled to 
(CMOS) technology, formed on said substrate, said 
SO What is claimed is: 
1. An imaging device including a monolithic semicon- 
ductor integrated circuit substrate, said imaging device com- 
prising a focal plane array of pixel cells, each of said cells 
comprising: 
the charge. 
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11. An device as in claim 10, wherein said readout circuit a plurality of circuitry elements, formed in a second 
includes a first sampling element for sampling an initial portion of said predetermined area; and 
potential on the first floating element while said charge a microlens, overlying at least said second portion, and 
directing light impinging on said second portion to transfer section is isolated from said first floating element, 
said first portion. and a second sampling element for sampling a later potential on said floating element when said charge transfer section is 18. An imaging device as in claim 17, wherein said coupled to the first floating element. 
includes double sampling circuitry subtracting said initial a charge transfer section, having a sensing node, and 
potential from said later potential to produce a difference, having a first state in which charge in the substrate is 
and wherein an output of said readout circuit is proportional isolated from the sensing node and a second state in 
to the difference. which charge in the substrate is coupled to said sensing 
node; and 13. A device as in claim 12, wherein said sampling elements comprise capacitors. 
14. A device as in claim 9, wherein said readout circuit a readout circuit, having an input connected to said 
connected to the sensing node of said charge transfer nodes of any of the other pixel cells of the device so that 
section, said input node including a follower circuit. each optical charge storage section and charge transfer 
15. Adevice as in claim 9, further comprising a microlens section is associated with only one readout circuit. 
layer formed on at least part of the substrate to refract light 19, ~n imaging device including a monolithic semicon- 
incident on an area of the substrate that includes circuitry 20 ductor integrated circuit substrate, said imaging device com- 
prising a focal plane array of pixel cells, each one of said including at least said readout circuit, to the optical charge storage section. 
16. An imaging device as in claim 9, wherein said readout comprising: 
circuit is formed of an integrated circuit technology which is a photosensor coupled to said substrate, and accumulating 
compatible with complimentary metal oxide semiconductor 25 photo-generated charge in said substrate; 
(CMOS) technology. a readout circuit comprising at least a select transistor and 
a buffering transistor, formed in said substrate; 
a coupling section, formed on said substrate adjacent said 
photgate, having a sensing node connected to said 
output transistor and at least one coupling stage which 
transfers charge from said underlying portion of said 
substrate to said sensing node. 
12. A device as in claim 11, wherein said readout circuit plurality Of circuitry comprises: 
includes an input node to the readout circuit which is directly 15 sensing node, said readout circuit connected to no other 
17. An imaging device, comprising: 
a focal plane array of pixel cells, including a substrate of 
a type which can store optical charge therein; 
each pixel cell formed in a predetermined area of said 3o 
substrate, and comprising: 
an optical charge storage section, including a photore- 
ceptor overlying a first portion of said predetermined 
area of said substrate which accumulates charge 
therein: * * * * *  
